2019-09-17 06:26:00 +00:00
|
|
|
#include "interrupt_controller.h"
|
2020-01-10 03:31:12 +00:00
|
|
|
#include "common/log.h"
|
2019-09-17 06:26:00 +00:00
|
|
|
#include "common/state_wrapper.h"
|
|
|
|
#include "cpu_core.h"
|
|
|
|
Log_SetChannel(InterruptController);
|
|
|
|
|
2020-07-31 07:09:18 +00:00
|
|
|
InterruptController g_interrupt_controller;
|
|
|
|
|
2019-09-17 06:26:00 +00:00
|
|
|
InterruptController::InterruptController() = default;
|
|
|
|
|
|
|
|
InterruptController::~InterruptController() = default;
|
|
|
|
|
2020-07-31 07:09:18 +00:00
|
|
|
void InterruptController::Initialize()
|
2019-09-17 06:26:00 +00:00
|
|
|
{
|
2020-07-31 07:09:18 +00:00
|
|
|
Reset();
|
2019-09-17 06:26:00 +00:00
|
|
|
}
|
|
|
|
|
2020-07-31 07:09:18 +00:00
|
|
|
void InterruptController::Shutdown() {}
|
|
|
|
|
2019-09-17 06:26:00 +00:00
|
|
|
void InterruptController::Reset()
|
|
|
|
{
|
|
|
|
m_interrupt_status_register = 0;
|
|
|
|
m_interrupt_mask_register = DEFAULT_INTERRUPT_MASK;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool InterruptController::DoState(StateWrapper& sw)
|
|
|
|
{
|
|
|
|
sw.Do(&m_interrupt_status_register);
|
|
|
|
sw.Do(&m_interrupt_mask_register);
|
|
|
|
|
|
|
|
return !sw.HasError();
|
|
|
|
}
|
|
|
|
|
|
|
|
void InterruptController::InterruptRequest(IRQ irq)
|
|
|
|
{
|
|
|
|
const u32 bit = (u32(1) << static_cast<u32>(irq));
|
2019-09-22 15:24:36 +00:00
|
|
|
m_interrupt_status_register |= bit;
|
2019-09-17 06:26:00 +00:00
|
|
|
UpdateCPUInterruptRequest();
|
|
|
|
}
|
|
|
|
|
|
|
|
u32 InterruptController::ReadRegister(u32 offset)
|
|
|
|
{
|
|
|
|
switch (offset)
|
|
|
|
{
|
|
|
|
case 0x00: // I_STATUS
|
|
|
|
return m_interrupt_status_register;
|
|
|
|
|
|
|
|
case 0x04: // I_MASK
|
|
|
|
return m_interrupt_mask_register;
|
|
|
|
|
|
|
|
default:
|
|
|
|
Log_ErrorPrintf("Invalid read at offset 0x%08X", offset);
|
|
|
|
return UINT32_C(0xFFFFFFFF);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void InterruptController::WriteRegister(u32 offset, u32 value)
|
|
|
|
{
|
|
|
|
switch (offset)
|
|
|
|
{
|
|
|
|
case 0x00: // I_STATUS
|
|
|
|
{
|
2019-09-20 13:59:48 +00:00
|
|
|
if ((m_interrupt_status_register & ~value) != 0)
|
|
|
|
Log_DebugPrintf("Clearing bits 0x%08X", (m_interrupt_status_register & ~value));
|
|
|
|
|
2019-09-17 12:18:58 +00:00
|
|
|
m_interrupt_status_register = m_interrupt_status_register & (value & REGISTER_WRITE_MASK);
|
2019-09-17 06:26:00 +00:00
|
|
|
UpdateCPUInterruptRequest();
|
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 0x04: // I_MASK
|
|
|
|
{
|
|
|
|
Log_DebugPrintf("Interrupt mask <- 0x%08X", value);
|
|
|
|
m_interrupt_mask_register = value & REGISTER_WRITE_MASK;
|
2019-10-15 16:16:08 +00:00
|
|
|
UpdateCPUInterruptRequest();
|
2019-09-17 06:26:00 +00:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
Log_ErrorPrintf("Invalid write at offset 0x%08X", offset);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void InterruptController::UpdateCPUInterruptRequest()
|
|
|
|
{
|
|
|
|
// external interrupts set bit 10 only?
|
2019-09-22 15:24:36 +00:00
|
|
|
if ((m_interrupt_status_register & m_interrupt_mask_register) != 0)
|
2020-07-31 07:09:18 +00:00
|
|
|
CPU::SetExternalInterrupt(2);
|
2019-09-17 06:26:00 +00:00
|
|
|
else
|
2020-07-31 07:09:18 +00:00
|
|
|
CPU::ClearExternalInterrupt(2);
|
2019-09-17 06:26:00 +00:00
|
|
|
}
|