Stenzek
|
5bf9e1d655
|
dep/vixl: Fix ARM32 build
|
2024-06-30 16:45:51 +10:00 |
|
Stenzek
|
f0c2832d03
|
Dep: Update vixl to 662828c
|
2024-06-14 17:42:24 +10:00 |
|
Stenzek
|
b3cbe5a7ee
|
CPU/NewRec: Add AArch32 backend
|
2023-10-21 20:22:51 +10:00 |
|
Stenzek
|
9d14ba0541
|
dep/vixl: Add Reset-to-new-buffer overload
|
2023-10-21 13:49:35 +10:00 |
|
Stenzek
|
9fc736eaa0
|
dep/vixl: Fix build with clang-cl
|
2023-10-01 20:48:02 +10:00 |
|
Stenzek
|
60cd1d540c
|
dep/vixl: Fix unrepresentable constants
|
2023-10-01 20:48:02 +10:00 |
|
Connor McLaughlin
|
3c2d5ae508
|
dep/vixl: Fix compilation under MSVC2022
|
2022-03-27 17:38:48 +10:00 |
|
Connor McLaughlin
|
302b08023e
|
dep/vixl: Fix building for AArch32
|
2020-11-21 18:39:03 +10:00 |
|
Connor McLaughlin
|
922db9d8ee
|
dep/vixl: Compile fixes for MSVC
|
2020-10-14 00:48:48 +10:00 |
|
Connor McLaughlin
|
d520ca35eb
|
dep: Add vixl (AArch32/64 assembler)
|
2019-12-04 20:32:38 +10:00 |
|