mirror of
https://github.com/RetroDECK/Duckstation.git
synced 2024-10-24 08:05:42 +00:00
b6f871d2b9
* CPU/Recompiler: Use rel32 call where possible for no-args * JitCodeBuffer: Support using preallocated buffer * CPU/Recompiler/AArch64: Use bl instead of blr for short branches * CPU/CodeCache: Allocate recompiler buffer in program space This means we don't need 64-bit moves for every call out of the recompiler. * GTE: Don't store as u16 and load as u32 * CPU/Recompiler: Add methods to emit global load/stores * GTE: Convert class to namespace * CPU/Recompiler: Call GTE functions directly * Settings: Turn into a global variable * GPU: Replace local pointers with global * InterruptController: Turn into a global pointer * System: Replace local pointers with global * Timers: Turn into a global instance * DMA: Turn into a global instance * SPU: Turn into a global instance * CDROM: Turn into a global instance * MDEC: Turn into a global instance * Pad: Turn into a global instance * SIO: Turn into a global instance * CDROM: Move audio FIFO to the heap * CPU/Recompiler: Drop ASMFunctions No longer needed since we have code in the same 4GB window. * CPUCodeCache: Turn class into namespace * Bus: Local pointer -> global pointers * CPU: Turn class into namespace * Bus: Turn into namespace * GTE: Store registers in CPU state struct Allows relative addressing on ARM. * CPU/Recompiler: Align code storage to page size * CPU/Recompiler: Fix relative branches on A64 * HostInterface: Local references to global * System: Turn into a namespace, move events out * Add guard pages * Android: Fix build
55 lines
1.4 KiB
C++
55 lines
1.4 KiB
C++
#pragma once
|
|
#include "types.h"
|
|
|
|
class StateWrapper;
|
|
|
|
class InterruptController final
|
|
{
|
|
public:
|
|
static constexpr u32 NUM_IRQS = 11;
|
|
|
|
enum class IRQ : u32
|
|
{
|
|
VBLANK = 0, // IRQ0 - VBLANK
|
|
GPU = 1, // IRQ1 - GPU via GP0(1Fh)
|
|
CDROM = 2, // IRQ2 - CDROM
|
|
DMA = 3, // IRQ3 - DMA
|
|
TMR0 = 4, // IRQ4 - TMR0 - Sysclk or Dotclk
|
|
TMR1 = 5, // IRQ5 - TMR1 - Sysclk Hblank
|
|
TMR2 = 6, // IRQ6 - TMR2 - Sysclk or Sysclk / 8
|
|
IRQ7 = 7, // IRQ7 - Controller and Memory Card Byte Received
|
|
SIO = 8, // IRQ8 - SIO
|
|
SPU = 9, // IRQ9 - SPU
|
|
IRQ10 = 10 // IRQ10 - Lightpen interrupt, PIO
|
|
};
|
|
|
|
|
|
InterruptController();
|
|
~InterruptController();
|
|
|
|
void Initialize();
|
|
void Shutdown();
|
|
void Reset();
|
|
bool DoState(StateWrapper& sw);
|
|
|
|
// Should mirror CPU state.
|
|
ALWAYS_INLINE bool GetIRQLineState() const { return (m_interrupt_status_register != 0); }
|
|
|
|
// Interupts are edge-triggered, so if it is masked when TriggerInterrupt() is called, it will be lost.
|
|
void InterruptRequest(IRQ irq);
|
|
|
|
// I/O
|
|
u32 ReadRegister(u32 offset);
|
|
void WriteRegister(u32 offset, u32 value);
|
|
|
|
private:
|
|
static constexpr u32 REGISTER_WRITE_MASK = (u32(1) << NUM_IRQS) - 1;
|
|
static constexpr u32 DEFAULT_INTERRUPT_MASK = 0; //(u32(1) << NUM_IRQS) - 1;
|
|
|
|
void UpdateCPUInterruptRequest();
|
|
|
|
u32 m_interrupt_status_register = 0;
|
|
u32 m_interrupt_mask_register = DEFAULT_INTERRUPT_MASK;
|
|
};
|
|
|
|
extern InterruptController g_interrupt_controller; |